I graduated with MS in Computer Engineering from USC,LA,USA. I am adept at Computer Architecture and VLSI Physical Design. My teaching methodology involves laying the groundwork for in depth understanding of basic concepts through relevant assignments and then interlaying those with mini projects.
I focus on applying challenges faced in industry to mimic the quality needed for design convergence.
I have excellent expertise in CMOS VLSI design, STA analysis and also familiar with Verilog coding. I encourage problem solving through discussion.
I believe in learning through mistakes. Hence I focus more on practical implementation of the concepts. I am open to offering help for quizzes, homework and assignments and final year university projects.
My teaching methodology also focusses on scripting through any programming language such as TCL, Perl etc.
Subjects
-
VLSI and CMOS Beginner-Expert
-
Computer Architecture and Organization Beginner-Expert
-
Advanced VLSI design Beginner-Expert
Experience
-
Physical Design Engineer (Jan, 2021
–Present) at Intel corporation
I have been working as Physical Design Engineer for 4 years. I own high speed blocks and my responsibilities include but not limited to : floorplanning, synthesis, development of timing constraints, placement optimization, building clock tree and routing. I am proficient in using industry standard tools such as Primetime for timing closure, Fusion Compiler for RTL to GDS2 and other industry standard tools. I work with RTL teams as well in generating functional eco to verify logical equivalence.
Education
-
Master of Science in Computer Engineering (Aug, 2019–May, 2021) from University of Southern California, Los Angeles, CA USA–scored 3.84/4
-
Bachelor of Technology in Electronics and Communication (Jul, 2012–May, 2016) from Vellore Institute Of Technology, Vellore–scored 8.95/10
Fee details
US$10–30/hour
(US$10–30/hour)
Coverage of basic concepts would need a minimum fee. Any support on college projects, training for interview etc will vary based on the guidance effort needed.