Currently working as a verification engineer. Expert in SystemVerilog constructs and UVM. Experienced in writing verification environment using SystemVerilog following Universal Verification Methodology (UVM). Having in-depth understanding of AMBA bus protocols like APB, AHB and AXI.
My teaching method includes less ppt and more live coding...